Abstract-
INTRODUCTION
HF AC Choppers are useful in applications that require a controllable line-frequency voltage that is lower than the mains voltage. The simplest design of a HF AC chopper ( Fig. 1 ) includes two bi-directional switches that are driven at a constant duty cycle and an L O , C O filter to reduce the HF ripple at the output [1] [2] [3] [4] . ThAn important feature of the HF AC is that, for linear loads, the HF AC Chopper will comply 'naturally' with the limits for harmonic current emissions (EN1000-3-2).
The HF AC Chopper design of Fig. 1 poses a practical problem that needs to be addressed especially if high chopping frequency is desired. The problem stems from the need to provide a deadtime between the operations of the two switches to prevent shoot through. The inductor current interruptions during the deadtime need to be absorbed by a snubber to avoid dangerous voltage spike. This will reduce the overall efficiency of the HF AC Chopper. A way to avoid this problem is to configure the chopper as a Buck converter (switch plus diode) for each half cycle [3] . This will avoid the current interruption (save the forward recovery of the diode) when the current commutates between the switch and diode. However, this solution is not suitable for reactive loads (Fig. 2 ) in which four quadrant operation is required. In this case the diodes need to be switched too. This, inadvertently, brings back the deadtime problem [4] . The objective of this work was to develop a four quadrant HF AC Chopper that does not suffer from the deadtime problem.
II. PROPOSED AC CHOPPER
a. General Description. The generic topology of the proposed AC chopper (Fig. 3) includes two switch-diode assemblies (SDA) and an output filter L O , C O . Each SDA can be configured as a diode or switch. To provide four quadrants operation, without the need for a dead time, the SDAs are configured, at any given instance, as a switch and a freewheeling diode in four different chopping topologies (Fig.  4) . In the followings we define the polarity of the input voltage with respect to the 'common' (bottom) line of Fig. 3 and the positive current direction is taken when the current is flowing from the input to the output. (as in T 2 of Fig. 2 ) the SDAs are configured as a Backward Boost converter where the load is acting as a source and the line as a load (Fig. 4b) . Figs. 4c and 4d correspond to the remaining combinations of voltage-current polarities.
To obtain a consistent attenuation factor A (A=Vo/Vin), over the four quadrants, the duty cycle of the switches (D) should be:
where D Buck and D Boost are the switch duty cycle of the Buck and Backward Boost configuration.
The duty cycle rules (1) and (2) assume that the operation is in the Continuous Conducting Mode (CCM). As shown below, CCM can be assured even for light loads. Hence, operation of the proposed AC chopper is identical to AC choppers that are implemented with two bi-directional switches [1] [2] [3] [4] . However, in present case the commutation of the inductor current from the chopping switch to the catching diode is smooth and no snubber is required to handle an interruption in the inductor current path associated with a deadtime, as would be the case when two switches are used.
The SDAs can be implemented by series (as shown in Fig.  3 ) or parallel connected switches and diodes. The diodes need to be fast diodes to reduce the losses associated with the reverse recovery. The switches could be MOSFETs or IGBTs as there is no need for bi-directional conduction of the switches. In a typical application (Fig. 3 ) the proposed AC chopper will include the SDAs an input voltage polarity sense, an inductor-current polarity sense, a PWM modulator and a logic circuit that generate the correct gate drives per the voltage and current polarities.
b. Possible Control Strategies. Two different control approaches can be considered with regard to the duty cycle generation: a free running or a clocked drive. The latter can be accomplished by applying two D type flip-flops that lock, at the beginning of each switching cycle, the polarity signals corresponding to the voltage and current directions. In this case, a change in the polarity of the voltage or current within a switching period will take effect in the following switching cycle. This implies that if the inductor current drops to zero within the switching cycle, it will stay zero (save reverse recovery effects) till the next cycle. That is, the systems will operate in DCM. However, if the polarity signals of the voltage and current are not locked at the beginning of each switching cycle, the chopper will respond to a polarity change within the switching cycle. In this case the chopper will not enter DCM but rather, the inductor current will wobble between positive and negative values. Namely, as soon as the current will drop to zero, and in fact change polarity due to the reverse diode currents, the configuration will change and the current will continue to increase in the reversed direction. This latter mode of operation, denoted as "free running mode", is demonstrated by considering the case of a positive input voltage. In this situation the four connections, shown in Fig. 5 , are possible. It should be noted that connections (e) and (f) are for the "on" duty state while connections (g) and (h) are for the "off" duty state. If the chopper is allowed to reconnect within the switching cycle (no locking D flip-flops) then the expected inductor current waveform for light load will behave as shown in Fig. 6 . Consequently, in this operational option, (1) and (2) will hold for low loads too, minimizing the output voltage distortions. It should be noted that the reconfiguration between the Buck and Backward Boost topologies is taken place at virtually zero current, so the deadtime interruptions pose no problem.
The criterion for the borderline between the CCM and the bi-polar operation is identical to the borderline between CCM and DCM. That is, for a resistive load R L :
where T S is the switching period c. Ripple Current and Ripple Voltage Considerations. In most practical cases the output voltage ripple will be relatively small. Hence, the high frequency output inductor current ripple can be estimated by assuming constant output voltage. That is:
where V O (t) is the low frequency output voltage. Or:
where V in (t) is the input voltage.
Hence, maximum inductor current ripple is expected when A =0.5 and :
The magnitude of the output voltage ripple depends on the nature of the load. 
For reactive loads, and under the assumption of small ripple, a first order estimate of the output voltage ripple can still be obtained by (7) except that C O needs to be replaced by C Oeq , the equivalent output capacitance. In this case, one has to first calculate the effective output capacitance C Oeq for the switching frequency range:
where X P is the equivalent parallel reactance of the load and f s =1/T s .
d. Input-Current Harmonics.
The low frequency component of the input current I inav is the low frequency inductor current sampled during the 'on' time of the series SDA (Fig. 3) . That is:
In the 'free running mode', the average voltage fed to the inductor will be proportional of the input voltage and assuming a sinusoidal input waveform, the inductor current will be sinusoidal. On the other hand, in the 'locked duty cycle mode' an output voltage distortion is expected at low output current levels when the converter enters DCM. One can thus conclude that even for low output currents, the 'free running mode' will theoretically produce an input current of very low distortion for a sinusoidal input voltage. ) and associated comparators were used to sense input voltage polarity and inductor current direction. The unit was operated at a switching frequency of 35kHz and was tested up to a 220Vac input voltage range and at power levels of up to 300W. The output filter components were: L O =1.3mH; C O = 2.2 µF. Operation was in the "free running mode" that is, the chopper was allowed to change configuration within a switching cycle (relevant to light load conditions). The operation was automatically controlled by the FPGA. The 'truth table' of the programmed logic unit is given in Table I .
Examples of the experimental results are illustrated in Figs. 8-10. Fig 8 depicts the chopping voltage and inductor current under no load conditions -save the output filter. This plot demonstrates the "free running mode" operation (Fig. 6 ). Fig.  9 shows the chopped voltage between the two SDAs and the inductor current at no load condition. It verifies the fact that the proposed HF AC chopper keeps the system in CCM even at low current levels. Fig. 10 depicts four quadrants operation with an inductive load (approximately 30 0 lag of load current with respect to load voltage). The Efficiency of the experimental system was found to be 92%. Table I. Truth Table of programmable 
